ERROR:Pack:1564: ML403 & Xilinx Platform Studio 7.1.02i
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
ERROR:Pack:1564: ML403 & Xilinx Platform Studio 7.1.02i

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Udo
Guest





Posted: Wed Nov 09, 2005 1:15 am    Post subject: ERROR:Pack:1564: ML403 & Xilinx Platform Studio 7.1.02i Reply with quote

Hello,

just tried to get the ml403_emb_ref-project working. During MAP I get 8
errors of the following type:

ERROR:Pack:1564 - The dual data rate register
plb_ddr_0/plb_ddr_0/DDR_CTRL_I/IO_REG_I/DDR_DQS_REG_V4_I3
failed to join the OLOGIC component as required The OLOGIC SR
signal does not match the ILOGIC SR signal, or the ILOGIC SR signal
is absent. The OLOGIC REV signal does not match the ILOGIC REV
signal, or the ILOGIC REV signal is absent.


Any hints?

Thanks and greetings
Udo
Back to top
kelau
Guest





Posted: Mon Dec 19, 2005 5:15 pm    Post subject: Re: ERROR:Pack:1564: ML403 & Xilinx Platform Studio 7.1.02i Reply with quote

Quote:
Hello,

just tried to get the ml403_emb_ref-project working. During MAP I get 8
errors of the following type:

ERROR:Pack:1564 - The dual data rate register
plb_ddr_0/plb_ddr_0/DDR_CTRL_I/IO_REG_I/DDR_DQS_REG_V4_I3
failed to join the OLOGIC component as required The OLOGIC SR
signal does not match the ILOGIC SR signal, or the ILOGIC SR signal
is absent. The OLOGIC REV signal does not match the ILOGIC REV
signal, or the ILOGIC REV signal is absent.


Any hints?

Thanks and greetings
Udo



I'm having these errors too. Anyone who had that problem? Udo, did yo
get that fixed?

Kelvin
Back to top
Newman
Guest





Posted: Tue Dec 20, 2005 12:54 am    Post subject: Re: ERROR:Pack:1564: ML403 & Xilinx Platform Studio 7.1.02i Reply with quote

Under EDK, did you try tools : clean : all? I'm using EDK 7.1.02i ISE
7.1.04i

Newman
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB