Question about Progamming File generation report
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Question about Progamming File generation report

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
GaLaKtIkUs™
Guest
Posted: Tue Dec 13, 2005 11:31 pm    Post subject: Question about Progamming File generation report Reply with quote
In my bgn file (report file of the last step: genrate programming file)
I got the followig warning:

WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of
comp
s_o<0>/s_o<0> is set but the tri state is not configured.

I have the following constaints in my ucf file:

NET s_o<0> LOC = G5; #GPLED0
NET "s_o<*>" PULLDOWN;
NET "s_o<*>" TIG;
NET "s_o<*>" SLEW = SLOW;
NET "s_o<*>" DRIVE = 2;

Can anybody help?

Mehdi
Back to top
Gabor
Guest
Posted: Wed Dec 14, 2005 5:15 pm    Post subject: Re: Question about Progamming File generation report Reply with quote
GaLaKtIkUs™ wrote:
Quote:
In my bgn file (report file of the last step: genrate programming file)
I got the followig warning:

WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of
comp
s_o<0>/s_o<0> is set but the tri state is not configured.

I have the following constaints in my ucf file:

NET s_o<0> LOC = G5; #GPLED0
NET "s_o<*>" PULLDOWN;
NET "s_o<*>" TIG;
NET "s_o<*>" SLEW = SLOW;
NET "s_o<*>" DRIVE = 2;

Can anybody help?

Mehdi

Your problem is in the source code, not your constraints. It's
complaining
that you don't ever tristate the signal, either because your equations
don't have a tristate term or because that term has been optimised away.
Back to top
GaLaKtIkUs™
Guest
Posted: Wed Dec 14, 2005 11:33 pm    Post subject: Re: Question about Progamming File generation report Reply with quote
but where is the problem? is this can influence the right behaviour of
my design?
Mehdi
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB