Incremental Compilation in Quartus 5.1?
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Incremental Compilation in Quartus 5.1?

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
jjlindula@hotmail.com
Guest
Posted: Thu Dec 15, 2005 1:16 am    Post subject: Incremental Compilation in Quartus 5.1? Reply with quote
Hi, I was wondering if anyone could comment on using Incremental
Compilation in Quartus 5.1? Is there any problems partitioning your
design? I just want to know if it is worth using it?

Thanks,
joe
Back to top
Banetele news
Guest
Posted: Wed Dec 21, 2005 5:15 pm    Post subject: Re: Incremental Compilation in Quartus 5.1? Reply with quote
I have tried this with Quartus 5.0.

This gives you an improvement in compilation time, but the performance
(speed) is lower than when running a full compilation.

I want to use the slowest speed grade, and when my design increased I had to
switch to full compilation to meet my timing constraints.



/Vidar


<jjlindula@hotmail.com> wrote in message
news:1134591940.003822.295690@o13g2000cwo.googlegroups.com...
Quote:
Hi, I was wondering if anyone could comment on using Incremental
Compilation in Quartus 5.1? Is there any problems partitioning your
design? I just want to know if it is worth using it?

Thanks,
joe
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB