Differential Pin Pairs in Lattice EC FPGAs
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Differential Pin Pairs in Lattice EC FPGAs

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
ALuPin@web.de
Guest





Posted: Mon Dec 19, 2005 5:15 pm    Post subject: Differential Pin Pairs in Lattice EC FPGAs Reply with quote

Hi newsgroup,

Altera has a command which is described as follows:

Quote:
The Show Differential Pin Pairs command shows a red connection line between a pair of >differential pins. When one of the pins is assigned to a node that has a differential I/O >standard assignment, the complementary pin is considered assigned and unavailable for >future pin assignments.

Does Lattice provide something similar for its EC/ECP familily ?

Rgds
André
Back to top
Antti Lukats
Guest





Posted: Mon Dec 19, 2005 5:15 pm    Post subject: Re: Differential Pin Pairs in Lattice EC FPGAs Reply with quote

<ALuPin@web.de> schrieb im Newsbeitrag
news:1135009295.991659.181970@g47g2000cwa.googlegroups.com...
Hi newsgroup,

Altera has a command which is described as follows:

Quote:
The Show Differential Pin Pairs command shows a red connection line between
a pair of >differential pins. When one of the pins is assigned to a node
that has a differential I/O >standard assignment, the complementary pin is
considered assigned and unavailable for >future pin assignments.

Does Lattice provide something similar for its EC/ECP familily ?

Rgds
André

yes they do

antti
Back to top
Antti Lukats
Guest





Posted: Tue Dec 20, 2005 9:15 am    Post subject: Re: Differential Pin Pairs in Lattice EC FPGAs Reply with quote

<ALuPin@web.de> schrieb im Newsbeitrag
news:1135064646.387219.84000@o13g2000cwo.googlegroups.com...
Hi Antti,

thank you for your answer. I forgot to ask what this
corresponding command is. ;o)
My search in the EC/ECP handbook was unsuccessful.

Rgds
André

Quote:
Antti Lukats wrote
yes they do

there is nothing special or nothing to know, just use diff prim and connect
one iopad the second will be autoassigned - thats it nothing special to
worry about

Antti
Back to top
ALuPin@web.de
Guest





Posted: Tue Dec 20, 2005 9:15 am    Post subject: Re: Differential Pin Pairs in Lattice EC FPGAs Reply with quote

Yes you are right, there is nothing special to worry about.
The Place and Route Report shows that the second IO is
reserved
whereas the Post-Place-and-Route Floorplanner does not
show any connection between the two IOs. But it should
be assumed that the connection does exist ...

Rgds
André
Back to top
ALuPin@web.de
Guest





Posted: Tue Dec 20, 2005 9:15 am    Post subject: Re: Differential Pin Pairs in Lattice EC FPGAs Reply with quote

Hi Antti,

thank you for your answer. I forgot to ask what this
corresponding command is. ;o)
My search in the EC/ECP handbook was unsuccessful.

Rgds
André

Quote:
Antti Lukats wrote
yes they do
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB