Cordic v2.0 : cordic translate algorithm problem
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Cordic v2.0 : cordic translate algorithm problem

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Tobias
Guest
Posted: Thu Dec 22, 2005 5:15 pm    Post subject: Cordic v2.0 : cordic translate algorithm problem Reply with quote
I treid to use the tanslate mode of cordic. Unfortunately I always get a wrong phase_out result in the simulation. Is it a known bug?
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB