edif to vhd black box
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
edif to vhd black box

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Guest






Posted: Fri Dec 23, 2005 1:15 am    Post subject: edif to vhd black box Reply with quote

Hi all,

My simple question, is there any tools to auto-generate a vhdl
instantiate template from the netlist file?

I found an inefficient way by using the ECS :(

1) generate ECS symbol from edif, not good, take time to modify bus
format on symbol pins
2) generate template from symbol

Many thanks,
Back to top
Jim Wu
Guest





Posted: Sun Dec 25, 2005 12:19 am    Post subject: Re: edif to vhd black box Reply with quote

How about edif->ngd (using ngdbuild) -> vhd (using netgen)?

HTH,
Jim

<ccon67@netscape.net> wrote in message
news:1135278904.039575.269920@g47g2000cwa.googlegroups.com...
Quote:
Hi all,

My simple question, is there any tools to auto-generate a vhdl
instantiate template from the netlist file?

I found an inefficient way by using the ECS :(

1) generate ECS symbol from edif, not good, take time to modify bus
format on symbol pins
2) generate template from symbol

Many thanks,
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB