Xilinx ML402 DRAM control

Field Programmable Gate Array based computing systems

Xilinx ML402 DRAM control

Postby Brad Smallridge » Fri Dec 30, 2005 1:15 am

I would like to capture an display video images
using a Xilinx ML402 development kit.

I am looking for advice about how to proceed.

I have the datasheet for the Infineon HYB25D256
DRAM and I also found XAPP608 that describes
DRAM control for a Micron DRAM module.

I also noticed that the Platform Studio has a DRAM
controller. I am not sure that I want to get into
Platform Studio or deal with OPB busses however.

At first, the DRAM controller need only write data
from a camera and read data to the VGA display.
At different clock frequencies so FIFOs will be
needed I suppose.

Can any one point me in the right direction?

Brad Smallridge
aivision.com
Brad Smallridge
 

Return to FPGA

Who is online

Users browsing this forum: No registered users and 0 guests

cron