XPS errors
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
XPS errors

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Jerry
Guest
Posted: Fri Dec 10, 2004 8:40 am    Post subject: XPS errors Reply with quote
My design is mixed, Microblaze in VHDL and the application in verilog with
CORE memory FIFOs and Dual Ports. I used CORE Gen for
the memory blocks. XPS cannot link my memory blocks when doing a bit stream
generate. If I do a place and route in ISE for just my
app (verilog) it runs just fine. Anybody else having this problem?

Thanks
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB