Altera Quartus II 4.2 broke our simulation!
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Altera Quartus II 4.2 broke our simulation!

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Nate Goldshlag
Guest
Posted: Wed Dec 15, 2004 4:20 pm    Post subject: Altera Quartus II 4.2 broke our simulation! Reply with quote
We are using a Stratix device and have an extensive verilog test bench.
When we use the behavioral models altera_mf.v and 220model.v that come
from Quartus II version 4.2 (just out) and run the test bench (with
vcs) it compiles just fine but gets lots of errors. Many of the
failures were things like register X reads xxx and should be something
real. I thought maybe I might have to regenerate all the RAMs and such
that were generated with the Megawizard plug in manager so I did that.
It had no effect. I do not have time to track down the specifics of
why we got failures since I have a chip to develop. Needless to say I
have gone back to 4.1 SP2 and its altera_mf.v and 220model.v, which
work just fine.

Does anyone else have experience, good or bad, with 4.2?

Nate
Back to top
Subroto Datta
Guest
Posted: Thu Dec 16, 2004 12:41 am    Post subject: Re: Altera Quartus II 4.2 broke our simulation! Reply with quote
Nate Goldshlag wrote:
Quote:
We are using a Stratix device and have an extensive verilog test
bench.
When we use the behavioral models altera_mf.v and 220model.v that
come
from Quartus II version 4.2 (just out) and run the test bench (with
vcs) it compiles just fine but gets lots of errors. Many of the
failures were things like register X reads xxx and should be
something
real. I thought maybe I might have to regenerate all the RAMs and
such
that were generated with the Megawizard plug in manager so I did
that.
It had no effect. I do not have time to track down the specifics of
why we got failures since I have a chip to develop. Needless to say
I
have gone back to 4.1 SP2 and its altera_mf.v and 220model.v, which
work just fine.

Does anyone else have experience, good or bad, with 4.2?

Nate


Hi Nate,

Would it be possible to send me a code sample that reproduces this
problemor your design so that we can investigate this further. I
checked with the person in charge of simulation models and he said that
these type of message should not occur.

Subroto Datta
Altera Corp.
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB