JTAG vs. Passive Serial Config speed
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
JTAG vs. Passive Serial Config speed

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Kolja Waschk
Guest





Posted: Wed Dec 15, 2004 9:00 pm    Post subject: JTAG vs. Passive Serial Config speed Reply with quote

Hi

Is there a significant difference in the time it takes to download a
configuration to an Altera Cyclone (EP1C6) using JTAG, vs. the Passive
Serial Configuration method?

In January, Greg Steinke here mentioned a program to program a Serial
Configuration Device (e.g. EPCS1) _through_ a Cyclone, with the
programmer attached only to the Cyclone's JTAG port. It was beta, then.
Is this option available in e.g. Quartus today, or even available as
source code (a "combined" Jrunner + Srunner?).

Thanks for info
Kolja
Back to top
Jeroen
Guest





Posted: Fri Dec 17, 2004 4:42 am    Post subject: Re: JTAG vs. Passive Serial Config speed Reply with quote

"Kolja Waschk" <kawk@20.12.2004.telos.info> wrote in message
news:pan.2004.12.15.16.00.52.620341@20.12.2004.telos.info...
Quote:
Hi

Is there a significant difference in the time it takes to download a
configuration to an Altera Cyclone (EP1C6) using JTAG, vs. the Passive
Serial Configuration method?

In January, Greg Steinke here mentioned a program to program a Serial
Configuration Device (e.g. EPCS1) _through_ a Cyclone, with the
programmer attached only to the Cyclone's JTAG port. It was beta, then.
Is this option available in e.g. Quartus today, or even available as
source code (a "combined" Jrunner + Srunner?).

Thanks for info
Kolja


yes, the new Quartus can now program an EPCS1/4 through the FPGA. You have
to convert the SOF file by using the 'Convert Programming Files' in the
Files Menu. Select JTAG Indirect (*.JIC). Then add the necessary SOF file.
Open the programmer and use the generated JIC file. Works excellent, and
quite speedy. It's takes around one minute depending on the size of the SOF
file. It even works with multiple devices. Don't forget to check the
checkbox for EPCS in the programmer, it defaults to off.

This was previously done using the ByteJammer software, which is extremely
slow and cumbersome. Basically because the JAM file is some kind of simple
BASIC looking language (STAPL) that's being interpreted runtime.

Configuring a device over JTAG at full speed (10MHz) takes only half a
second or so. That's with hardware assisted JRunner software running on a
NIOS.

Jeroen
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB