Little Problem with EDK 7.1 (Errors while compiling)
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Little Problem with EDK 7.1 (Errors while compiling)

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Dimitri Turbiner



Joined: 06 Jun 2005
Posts: 6

Posted: Mon Jun 06, 2005 5:18 pm    Post subject: Little Problem with EDK 7.1 (Errors while compiling) Reply with quote

Hi Everybody,

Actually I'm pretty new in using Xilinx software so can't yet fix these small troubles by myself. But anyway, I'm trying to build a very simple project using the BSB method described in the Digilent XUPV2P getting started doc.

Unfortunately Xilinx hasn't opened a WebCase account for me yet so I can't ask them.

Everything was going fine, but after about 7mins of compilation I got these error messages (After all low level, HDL level and software level synthesis were done)


Code:

Running generate for OS'es, Drivers and Libraries ...
Copying Library Files ...
ERROR:MDT - ERROR FROM TCL:- cpu () - Couldn't make xmdstub: make[1]: Entering
   directory `/cygdrive/c/FPGA/testBSB/microblaze_0/code'
   mb-as -o xmdstub.o xmdstubaddr.s xmdstub.s
   make[1]: Leaving directory `/cygdrive/c/FPGA/testBSB/microblaze_0/code'
   make[1]: *** [xmdstub] Error 57
ERROR:MDT - Error while running "generate" for processor microblaze_0...
make: *** [microblaze_0/lib/libxil.a] Error 2
Done.


If needed I can post all my log file.

Thank you all very much for your help and time.

Dimitri
_________________
"Bercowitz and Co. Why go on living when we can bury you for $49.50"
Back to top
View user's profile Send private message
charles



Joined: 20 Feb 2006
Posts: 1

Posted: Mon Feb 20, 2006 10:15 pm    Post subject: Reply with quote

hi Dimitri,

I'm having the same compiling error as you. Have you figured out what is the problem with it? Please let me know if you have solutions for this error. Very appreciated.

Regards,
Charles
Back to top
View user's profile Send private message
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB