code fragment causes error during bitstream generation... IS
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
code fragment causes error during bitstream generation... IS

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Stefan Oedenkoven
Guest





Posted: Tue Jan 04, 2005 1:19 pm    Post subject: code fragment causes error during bitstream generation... IS Reply with quote

hi ng,
i get the following error-message during "Programming File Generation":

ERROR:Bitgen:145 - Pin M6 is a persistent pin, but a component exists in
it's
IOB. Please rerun par with the persistent pins prohibited from use.
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Error: bitgen failed
Reason:
Process "Programming File Generation Report" did not complete.

Here is the evil code fragment:

pIR : process (CLK, Reset)
begin
if Reset = '0' then
Pending <= '0';
elsif CLK'event and CLK = '1' then
if IRQ = '1' then
Pending <= '1';
elsif Clear = '1' then -- when i remove "elsif-clause" it
generates the bitstream without an error
Pending <= '0'; -- (synthesizing without errors with AND
without the "elsif-clause")
end if;
end if;
end process;


Anyone have an idea? We have ISE 6.2.03 (and currently only Spartan3) here
and i don't use an ucf-file
which assigns Pin M6 to the design. An i can't find this PAR Option in the
PAR-Contextmenu (even not in advanced mode). The Rest of the module is only
the entity-declaration, so it's not possible that the design gets too big
with this "elsif-clause".

thanks,
Stefan
Back to top
Marc Randolph
Guest





Posted: Tue Jan 04, 2005 4:13 pm    Post subject: Re: code fragment causes error during bitstream generation.. Reply with quote

Stefan Oedenkoven wrote:
Quote:
hi ng,
i get the following error-message during "Programming File
Generation":

ERROR:Bitgen:145 - Pin M6 is a persistent pin, but a component exists
in
it's IOB. Please rerun par with the persistent pins prohibited from
use.
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Error: bitgen failed
Reason:
Process "Programming File Generation Report" did not complete.
[...]
Anyone have an idea? We have ISE 6.2.03 (and currently only Spartan3)
here
and i don't use an ucf-file
which assigns Pin M6 to the design. An i can't find this PAR Option
in the
PAR-Contextmenu (even not in advanced mode). The Rest of the module
is only
the entity-declaration, so it's not possible that the design gets too
big
with this "elsif-clause".

Howdy Stefan,

Looks like this has been a problem in the past:

http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=18837

Quote:
From the write-up, it appears the problem is caused by the persist
option being set in BITGEN rather than PAR.


Good luck,

Marc
Back to top
Stefan Oedenkoven
Guest





Posted: Tue Jan 04, 2005 7:16 pm    Post subject: Re: code fragment causes error during bitstream generation.. Reply with quote

Hi Marc,

Quote:
Howdy Stefan,

Looks like this has been a problem in the past:

http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=18837

From the write-up, it appears the problem is caused by the persist
option being set in BITGEN rather than PAR.

Good luck,

Marc


we already use ISE 6.2.03i but still have this problem... and i still don't
find this persist-option....
thanks,
Stefan
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB