computer architecture
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
computer architecture

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> Computer Architecture
Author Message
ravindra kalla



Joined: 31 Jul 2005
Posts: 19

Posted: Sun Jul 31, 2005 1:06 pm    Post subject: computer architecture Reply with quote

how to make a fast spead comparator architectture?

hi i m designing an architecture for that a comparator is require.This for to compare 9 integer no.plz told me how can i make fast speed comparator
Back to top
View user's profile Send private message
Dennis M. O'Connor
Guest





Posted: Sun Jul 31, 2005 10:59 pm    Post subject: Re: computer architecture Reply with quote

ravindra kalla wrote:
Quote:
how to make a fast spead comparator architectture?

hi i m designing an architecture for that a comparator is
require.This for to compare 9 integer no.plz told me how can i make
fast speed comparator

Well, it is a generally accepted axiom in computer architecture
that you can make any operation (especially FP, but including
integer) as fast as you like once you stop worrying about
getting the answer right all the time.

Consider: for most operations, "0" is sometimes the right
answer. And "0" can be generated arbitrarily quickly.
So can "1", for those operations that never produce "0".

So, that's one end of the speed-vs-accuracy continuum.
The other end is really-slow-but-much-more accurate.
You need to decide where on that continuum you want to be.
That's one consideration.

Another consideration is probability. I think this consideration
applies more to your problem. Usually, two integer numbers
will not match. So you could design a circuit that immediately
signals a non-match (assuming you are doing just equality check
and not less-or-greater checks), do the actual compare at a more
leisurely pace, and then put in fix-up logic to handle the cases
where you guessed incorrectly.

This may sound bizarre and impractical, but it is in fact
the basis of many branch prediction designs.

But, you haven't provided enough information about the assignment
to determine whether this really fast way of doing it would
actually be a good idea for what you are doing. For example,
what is the underlying implementation technology ? You are not
likely to develop a good answer if you do not understand the question.
--
Dennis M. O'Connor
Back to top
ravindra kalla



Joined: 31 Jul 2005
Posts: 19

Posted: Mon Aug 01, 2005 2:09 pm    Post subject: circular read address generator Reply with quote

can anybody suggest me about circular read address generator which is used to generate physical address from logical address in case of memory management
Back to top
View user's profile Send private message
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> Computer Architecture All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB