Memory disambiguation on new Intel cpus
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Memory disambiguation on new Intel cpus

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> Computer Architecture
Author Message
Joe Seigh
Guest





Posted: Wed Aug 24, 2005 4:13 pm    Post subject: Memory disambiguation on new Intel cpus Reply with quote

Is this likely to change the de facto memory model (as opposed
to the official one)? Is Intel aware that there is a de facto
memory model? I mean you can't actually measure frequency of
usage for memory barriers on processors that don't have them and
in programs that don't use memory barriers when they do exist and
are effectively no-ops.

--
Joe Seigh

When you get lemons, you make lemonade.
When you get hardware, you make software.
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> Computer Architecture All times are GMT
Page 1 of 1

 
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB