vvp problem
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
vvp problem

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Shreyas Kulkarni
Guest
Posted: Mon Dec 27, 2004 7:06 am    Post subject: vvp problem Reply with quote
hi there,

i have got a problem regarding simulation of my verilog source with gnu
toolz.

the source file compiles properly with iverilog. but when i invoke the
'vvp', it dosn't output a 'vcd' file required for gtkwave.

i m running these gnu eda tools in native windows environment and not
in linux/cygwin.

the commands that i give are -

iverilog -o my.vvp my.v
vvp my.vvp -vcd

without any vcd file output.
what can be the possible problem?

TIA
Shreyas Kulkarni
Back to top
Peter Monta
Guest
Posted: Wed Dec 29, 2004 1:40 am    Post subject: Re: vvp problem Reply with quote
Quote:
the source file compiles properly with iverilog. but when i invoke the
'vvp', it dosn't output a 'vcd' file required for gtkwave.

The -vcd argument to vvp merely sets the default dump format; you
must enable VCD dumping in your HDL with something like

initial begin
$dumpfile("foo.vcd");
$dumpvars();
#100000;
$finish;
end

Cheers,
Peter Monta
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB