Microblaze in a EDK pcore
CASTalk.com Forum Index CASTalk.com
Discussion of DSP, FPGA, storage and embedded system.
 
 FAQFAQ   MemberlistMemberlist     RegisterRegister 
 ProfileProfile   Log in to check your private messagesLog in to check your private messages   Log inLog in 
 
Google
 
Web castalk.com
Microblaze in a EDK pcore

 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA
Author Message
Cédric Jeanneret
Guest
Posted: Tue Dec 27, 2005 3:50 pm    Post subject: Microblaze in a EDK pcore Reply with quote
Well,

I've a XPS project with a MicroBlaze and BRAMs on the hardware side, and
a C program on the software side. I'm able to synthesize it (with
synplify for example), and put this submodule as netlist in a EDK pcore.

Then I can use it as "peripheral" for another XPS project, which
describes my complete system (with PPC and so...).

But I've a problem. How to initialize Microblaze's BRAM without
generating the bitstream of my submodule ?

I've seen a commercial Core with a microblaze inside. They give the
memory .bmm with it, to be able to update the software. I've tried to
"init_bram" after the bitstream generation from the main xps project.
But it seems that this bmm file, without the "par" informations is useless.

Thanks in advance.

Best regards.
Back to top
Antti Lukats
Guest
Posted: Tue Dec 27, 2005 3:52 pm    Post subject: Re: Microblaze in a EDK pcore Reply with quote
"Cédric Jeanneret" <cedric.jeanneret@epfl.ch> schrieb im Newsbeitrag
news:43b10e7c$1@epflnews.epfl.ch...
Quote:
Well,

I've a XPS project with a MicroBlaze and BRAMs on the hardware side, and
a C program on the software side. I'm able to synthesize it (with
synplify for example), and put this submodule as netlist in a EDK pcore.

Then I can use it as "peripheral" for another XPS project, which
describes my complete system (with PPC and so...).

But I've a problem. How to initialize Microblaze's BRAM without
generating the bitstream of my submodule ?

I've seen a commercial Core with a microblaze inside. They give the
memory .bmm with it, to be able to update the software. I've tried to
"init_bram" after the bitstream generation from the main xps project. But
it seems that this bmm file, without the "par" informations is useless.

Thanks in advance.

Best regards.



correct. you can update existing .BIT with the SW only if you have the
proper .BMM with the location information in it, otherwise its no use

Antti
Back to top
Petter Gustad
Guest
Posted: Tue Dec 27, 2005 5:15 pm    Post subject: Re: Microblaze in a EDK pcore Reply with quote
Cédric Jeanneret <cedric.jeanneret@epfl.ch> writes:

Quote:
But I've a problem. How to initialize Microblaze's BRAM without
generating the bitstream of my submodule ?

You can do this with the "bitinit" program. Here's an extract from the
makefile I've made for this purpose (under Linux with PPC rather than
MB):

$(CHIP)-fpga-ppc.bit: $(CHIP)-fpga.bit ../system/TestApp/executable.elf
bitinit ../system/system.mhs -bm ../system/implementation/system_stub_bd.bmm \
-pe ppc405_0 ../system/TestApp/executable.elf -bt $< -o $@

Petter

--
A: Because it messes up the order in which people normally read text.
Q: Why is top-posting such a bad thing?
A: Top-posting.
Q: What is the most annoying thing on usenet and in e-mail?
Back to top
Paul Hartke
Guest
Posted: Tue Dec 27, 2005 5:15 pm    Post subject: Re: Microblaze in a EDK pcore Reply with quote
Here's how I've done it in the past.

data2mem can generate a ucf file which can then be used by ngcbuild to
add the elf info directly to the subproject netlist. This augmented
netlist will then be passed through the rest of the implementation flow
resulting in the BRAMs being properly programmed in the final bit
file.

Note that
http://toolbox.xilinx.com/docsan/xilinx7/books/data/docs/dev/dev0203_29.html
indicates that this is a "legacy" data2mem option. Not sure how I'd do
it if xilinx removes this option.

Hope this helps.
Paul

Cédric Jeanneret wrote:
Quote:

Well,

I've a XPS project with a MicroBlaze and BRAMs on the hardware side, and
a C program on the software side. I'm able to synthesize it (with
synplify for example), and put this submodule as netlist in a EDK pcore.

Then I can use it as "peripheral" for another XPS project, which
describes my complete system (with PPC and so...).

But I've a problem. How to initialize Microblaze's BRAM without
generating the bitstream of my submodule ?

I've seen a commercial Core with a microblaze inside. They give the
memory .bmm with it, to be able to update the software. I've tried to
"init_bram" after the bitstream generation from the main xps project.
But it seems that this bmm file, without the "par" informations is useless.

Thanks in advance.

Best regards.
Back to top
 
Post new topic   Reply to topic    CASTalk.com Forum Index -> FPGA All times are GMT
Page 1 of 1

 
 You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum




VoIP Electronics Powered by phpBB